K2 is a new type of word oriented stream cipher that has dynamic feedback control. Existing research has shown that K2 v2.0 is a high performance stream cipher in software implementations and can be used in several applications. However, no evaluation results for its performance in hardware implementations have been published. In this paper, we presented two hardware implementations of K2 v2.0: a high speed implementation and a compact implementation. We then show the evaluation results on FPGA implementation simulations. The implementations of K2 demonstrated high efficiency compared with other stream ciphers, with K2 being 4-10 times higher than AES implementations. We think that the FPGA implementation of K2 is suitable for applications using high speed encryption/decryption.
INTRODUCTION
Stream ciphers are used extensively to provide a reliable, efficient method for secure communications. A basic stream cipher uses several independent linear feedback shift registers (LFSRs) together with nonlinear functions in order to produce a keystream. The keystream is then XORed with plaintext to produce a ciphertext. Recently, word-oriented stream ciphers have been developed in order to improve the performance of software implementations. In the NESSIE project 1 , many word-oriented stream ciphers were proposed, such as SNOW (Ekdahl and Johansson, 2000) and SOBER (Rose and Hawkes, 1999) , and demonstrated good performance in software.
The need for secure data exchange becomes important not only for high-end PCs but also low-end customer products. Most of low-end devices require an additional hardware implementations for encryption/decryption of transaction data. Efficient hardware implementations of stream ciphers are important in both high-performance and low-power applica-tions. On the eSTREAM project 2 , many evaluation results of hardware performances of stream ciphers have been reported. K2 (Kiyomoto et al., 2007b ) (Kiyomoto et al., 2007a ) is a new word-oriented stream cipher using dynamic feedback control as irregular clocking. The stream cipher has a dynamic feedback control mechanism for the byte-level feedback function of FSRs and realizes fast encryption/decryption for software implementations. Several cryptographic algorithms have been considered hardware implementations (Rodríguez-Henríquez et al., 2007) . Existing research has shown that K2 v2.0 is a secure and highperformance stream cipher in software implementations and can be used in several applications. However, no evaluation results for the performance of hardware implementations have been published. In this paper, we presented two hardware implementations of K2 v2.0: a high speed implementation and a compact implementation. We then show their evaluation results on FPGA implementations. The evaluation results suggested that the cipher is faster than existing ciphers and attains a reasonable level of ef-
Linear Feedback Shift Registers
The K2 v2.0 stream cipher consists of two feedback shift registers (FSRs), FSR-A and FSR-B, a non-linear function with four internal registers R1, R2, L1, and L2, and a dynamic feedback controller as shown in Fig. 1 . FSR-B is a dynamic feedback shift register. The size of each register is 32 bits. FSR-A has five registers, and FSR-B has eleven registers. Let β be the roots of the primitive polynomial;
A byte string y denotes (y 7 , y 6 , ..., y 1 , y 0 ), where y 7 is the most significant bit and y 0 is the least significant bit. y is represented by y = y 7 β 7 + y 6 β 6 + ... + y 1 β + y 0
In the same way, let γ, δ, ζ be the roots of the primitive polynomials,
respectively. Let α 0 be the root of the irreducible polynomial of degree four 
Let α 1 , α 2 , α 3 be the roots of the irreducible polynomials of degree four 
respectively. The feedback polynomials f A (x), and f B (x) of FSR-A and FSR-B, respectively, are as follows; 
Nonlinear Function
The non-linear function of K2 v2.0 is fed the values of two registers of FSR-A and four registers of FSR-B and that of internal registers R1, R2, L1, L2, and outputs 64 bits of the keystream every cycle. Fig. 2 shows the non-linear function of K2 v2.0. The nonlinear function includes four substitution steps that are indicated by Sub. The Sub step divides the 32-bit input string into four 1-byte strings and applies a non-linear permutation to each byte using an 8-to-8 bit substitution, and then applies a 32-to-32 bit linear permutation. The 8-to-8 bit substitution is the same as s-boxes of AES (Daemen and Rijmen, 1998) , and the permutation is the same as AES Mix Column operation. The 8-to-8 bit substitution consists of two functions: g and f . The g calculates the multiplicative inverse modulo of the irreducible polynomial m(x) = x 8 + x 4 + x 3 + x + 1 without 0x00, and 0x00 is transformed to itself (0x00). f is an affine transformation defined by;
where a = (a 7 , ..., a 0 ) is the input and b = (b 7 , ..., b 0 ) is the output, and a 0 and b 0 are the least significant bit (LSB).
Let 
Keystream Output
Let keystream at time t be Z t = (z H t , z L t ) (each z x t is a 32-bit value, and z H t is a higher string). The keystream z H t , z L t is calculated as follows: 
where A x and B x denote outputs of FSR-A and FSR-B at time x, and R1 x , R2 x , L1 x , and L2 x denote the internal registers at time x. The symbol ⊕ denotes bitwise exclusive-or operation and the symbol ⊞ denotes a 32-bit addition. Finally, the internal registers are updated as follows;
where Sub(X) is an output of the Sub step for X.
Initialization Process
The initialization process of K2 v2.0 consists of two steps, a key loading step and an internal state initialization step. First, an initial internal state is generated from a 128-bit initial key, a 192-bit initial key, or a 256-bit initial key and a 128-bit initial vector (IV) by using the key scheduling algorithm. The key scheduling algorithm is similar to the round key generation function of AES and the algorithm extends the 128-bit initial key, the 192-bit initial key or the 256-bit initial key to 384 bits. The key scheduling algorithm for a 128-bit key is described as
where IK = (IK 0 , IK 1 , IK 2 , IK 3 ) is the initial key, i is a positive integer 0 ≤ i ≤ 11, and n is a positive integer. The function Sub(X) in the key scheduling algorithm is the same as that in the non-linear function. This function is different from the round key generation function of AES, and the other part of the key scheduling algorithm is the same as the AES round key generation. Rcon [i] denotes (x i mod x 8 + x 4 + x 3 + x + 1, 0x00, 0x00, 0x00) and x is 0x02. The internal state is initialized with K i and IV = (IV 0 , IV 1 , IV 2 , IV 3 ) as follows:
The internal registers, R1, R2, L1, and L2 are set to 0x00. After the above processes, the cipher clocks 24 times (j = 1, ..., 24), updating the internal states. The internal states A j+4 B j+10 are also updated as follows:
The recommended maximum number of cycles for K2 v2.0 without re-initializing and re-keying is 2 58 cycles (2 64 keystream bits).
HARDWARE IMPLEMENTATION OF K2
We considered two types of hardware implementations of K2 v2.0: a high speed implementations and a compact size implementation.
High Speed Implementation
K2 produces a 64-bit keystream for each cycle. To improve the performance of hardware implementations, we considered both a double-keystream and quad-keystream implementation of hardware; the At At+1 At+2 At+3 At+4
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Figure 3: Quad-Keystream Implementation of LFSR-A. double-keystream implementation produces a 128-bit keystream for each clock and the quad-keystream implementation produces a 256-bit keystream for each clock. The generated keystream bits are exclusiveored with a plaintext/ciphertext. To implement the double-keystream circuit, one additional register for LFSR-A, one additional register for LFSR-B, and four additional internal memories are required to cache data for a double-length keystream in each cycle. The quad-keystream implementation also requires three registers for each LFSR, and twelve additional internal memories performed in the same manner.
The whole circuit is parallelized using additional circuit area, to generate double-length, quad-length keystream per one clock cycle. Figures 3, 4 , and 5 show the quad-implementation of LFSR-A, LFSR-B, and non-linear function, respectively.
The internal state values of LFSR-A, LFSR-B, and internal memories (L1 L2 R1 R2) are updated to the state values after four cycles by one clock cycle of the implementation.
A 128-bit keystream Z 128 t of the double-keystream implementation for encryption/decryption is computed as follows;
Similarly, a 256-bit keystream Z 256 t of the quadkeystream implementation for encryption/decryption is computed as follows;
Compact Implementation
Rudra et. al. proposed a compact implementation method for AES (Rudra et al., 2001) . Their technique involves mapping field elements to a composite field representation. By using their technique, arithmetic operations on GF(2 8 ) elements are transformed into operations in a composite field GF((2 4 ) 2 ). AES operations translate to the composite field representation as H(x) = Tx, where H denotes the mapping from GF(2 8 ) to GF((2 4 ) 2 ), and T denotes the corresponding transformation matrix. That is, an 8-bit operation in AES such as S-box is performed as 4-bit operations. Thus, the implementation size of the algorithm can be reduced by using their techniques.
We apply their technique to a part of the non-linear function of K2 as shown Figure 6 . We add matrixes on data paths of the substitution of K2. Input values of the inverse operations are transformed into the elements of the composite field by the matrix T and Affine Trans. The Sub consists of substitutions and the Mix Column. The substitutions involve an inverse calculation and affine transformation. We transform all inverse operations that are located inside the substitution of the non-linear function into inverse operations in the composite field. The method used for transformation is similar to the method proposed by Rudra et. al.. They apply the method to all operations of the round function of AES. On the other hand, we apply the method only to the inverse operations. In AES implementations, the round function is used many times for producing encrypted/decrypted data. However, each Sub operation in the non-linear function are used once for one keystream generation in K2 implementations. Thus, the method should be applied only to inverse operation for efficient and conpact implementations of K2. We transform the Sub that is an 8-bit oriented operation into a 4-bit oriented operation in the composition field GF((2 4 ) 2 ) as follows. An inverse X −1 of an input value X is defined as;
where λ is a generator of GF((2 4 ) 2 ). In this condition, we can calculate X −1 as follows;
where ∆ = r 0 (r 0 + r 1 ) + ω 14 r 2 1 and ω is a generator of GF (2 4 ). An inverse operation of elements x in GF(2 4 ) is implemented as a 4-bit-input 4-bit-output table. The affine transformation and Mix Column operations are the same as the original operations of K2. Figure 7 shows the Sub operation architecture transformed in the composite field. The architecture consists of calculation units: squaring, multiplication, addition, multiplication of ω, 4-bit inverse operation, and exclusive-or of 4 bit values. The size of the 4-bit inverse operation is much smaller than the size of the 8-bit inverse operation. Thus, we can construct a compact implementation if these calculation units are shared by each operation and used to switch a pair of input and output values.
EVALUATION RESULT
In this section, we present the evaluation results of hardware implementations using an FPGA simulator. We implemented the K2 stream cipher targeted toward the Xilinx Spartan-II, Spartan-3, and Virtex-II FPGAs. The circuit sizes of implementations of normal, double-keystream, and quad-keystream implementations are larger than the capacity of Spartan-2, and thus, we evaluated normal, double, and quadkeystream implementations on Spartan-3. We also evaluated normal implementations on Virtex-II. The compact implementation is evaluated on Spartan-II, Spartan-3, and Virtex-II. We use Xilinx ISE 9.1 for post-place and route simulation and static timing analysis. Table 1 and Table 2 show the evaluation results of high speed and compact implementations. Data rate, clock frequency, throughput, and area denote the number of bits that the cipher generates for each cycle, maximum clock frequency of the circuit, maximum throughput of encryption/decryption estimated by the maximum clock frequency, and the number of slices of the circuit, respectively. The reduction rates shown in Table 2 are calculated as 100 × (N − M)/N, where N is the number of slices of the normal implementation of devices and M is the number of slices of the compact implementation for the same devices. We also evaluated the efficiency of the implementations by dividing the throughput by the area, which is the same index used in previous studies. The quad-keystream implementation is expected to achieved 5 Gpbs on the Spartan-3 FPGA implementation. From the comparison of normal, doublekeystream, and quad-keystream implementations, we showed that the rate of increase of area size is higher than the rate of increase of throughput by using the parallelization approach described in 3.1. The normal implementation was shown to be the most efficient among our implementation. The compact implementation technique reduces 30.2% of slices on Spartan-3, and 26.0% of slices on Virtex-II.
Comparisons with previously published evaluation results of FPGA implementations for other ciphers are shown in Table 3 . The column of key length denotes a key length of each algorithm. There is a tradeoff between the performance of the algorithm and its security level (effective key length). Thus, we compare an index "Normalized Efficiency". The index is calculated as (T × L)/(S × 256), where T , S, and L denote the throughput, the area size, and the key length respectively.
The throughput of K2 is much faster than other block/stream ciphers, even though the circuit size is large. In terms of efficiency, the implementations of K2 has high efficiency when compared with other stream ciphers, and is 4-10 times higher than AES implementations. The FPGA implementation of K2 is suitable for applications that require high speed encryption/decryption and accepts medium size circuits for hardware implementations.
CONCLUSIONS
This paper presented the evaluation results of several FPGA implementations of K2 v2.0: high speed implementations and compact implementations. The quad-keystream implementation is expected to achieved 5 Gbps on a Spartan-3 FPGA implementation, and the circuit size of the compact implementation of K2 is 2133 on Spartan-II. Furthermore, we evaluated the efficiency of the implementations using two benchmarks: throughput per area and the normalized efficiency. The implementations of K2 has high efficiency compared with other stream ciphers, and its efficiency is 4-10 times higher than AES implementations. The evaluation results suggested that the FPGA implementation of K2 is suitable for applications using high speed encryption/decryption.
